Index

| - (see Arithmetic operators) | Carry-ripple adder, 163 |
|---|---|
| & (see Concatenation operator) | Compare-add circuits, 18, 21 |
| * (see Arithmetic operators) | Fixed point, 55–57 |
| ** (see Arithmetic operators) | Floating point, 57–59, 149 |
| / (see Arithmetic operators) | General, 135–140 |
| /= (see Comparison operators) | Overloaded "+" operator, 234 |
| := (see Assignment operators) | Recommended fixed-point implementation, 55–57 |
| ?/= (see Matching operators) | Recommended floating-point implementation, 57– |
| ?< (see Matching operators) | 59 |
| ?<= (see Matching operators) ?<= (see Matching operators) | Recommended std-logic implementation, 139 |
| | Address decoders |
| ?= (see Matching operators) | Generic, 23 |
| ?> (see Matching operators) | Generic, 23 Generic with GENERATE, 132 |
| ?>= (see Matching operators) | |
| in CASE, 166 | AFTER, 242, 253–258, 260, 263–264 |
| in SELECT, 124 | Aldec, 5 |
| + (see Arithmetic operators) | ALIAS, 112–114 |
| < (see Comparison operators) | ALL, 171 |
| <= (see Assignment operators) | Allowing multiple signal assignments, 143, 190– |
| <= (see Comparison operators) | 193 |
| = (see Comparison operators) | Alphanumeric, LCD (see LCD) |
| => (see Assignment operators) | Altera, 5, 495, 499, 500, 503, 525, 537, 545, 548 |
| > (see Comparison operators) | Altera DE2 board (see Tutorials) |
| >= (see Comparison operators) | Altera Quartus II (see Quartus II) |
| | ALU, 127–129, 146 |
| 1D array, 40, 41, 64 | AND (see Logical operators) |
| 1D × 1D array, 41, 64, 67–69 | APPEND_MODE, 246 |
| $1D \times 1D \times 1D$ array, 41, 45 | ARCHITECTURE, 11, 16–17, 19–27 |
| 2D array, 40, 41, 65, 69–70 | Arithmetic operators (see Operators) |
| 3D array, 41, 65 | ARRAY (see Data types) |
| 4D-PAM5, 375 | Array 1D, 40, 41, 64 |
| 8B/10B, 375, 409, 410, 412 | Array 1D \times 1D, 41, 64, 67–69 |
| | Array $1D \times 1D \times 1D$, 41, 45 |
| About VHDL, 3 | Array 2D, 40, 41, 65, 69–70 |
| ABS (see Arithmetic operators) | Array 3D, 41, 65 |
| ACCESS, 245, 248 | Array slicing |
| 'ACTIVE (see Attributes) | Slicing a $1D \times 1D$ array of bit vectors, 68 |
| Active-HDL (see EDA tools) | Slicing a $1D \times 1D$ array of integers, 67 |
| AD7416 temperature sensor, 421 | Slicing a 2D array of bits, 69 |
| AD7991 ADC, 421 | 'ASCENDING (see Attributes) |
| ADC, 390, 421 | ASSERT |
| Adders | ASSERT statement, 221-223, 238 |
| ALU, 127 | ERROR, 222 |
| , | |

Bibliography, 595

ASSERT (cont.) Bidirectional bus FAILURE, 222, 223 Implementations, 352 **NOTE, 222** INOUT (see PORT modes) REPORT, 221-223 Tri-state buffer, 50, 352 **SEVERITY**, 221-223 BIT (see Data types) WARNING, 222 BIT_VECTOR (see Data types) Assignment operators (see Operators) BLOCK, 216-217 Assignment rules (see Objects) BMP-to-RAW file converter (see Tutorials) Attributes of named entities BOOLEAN (see Data types) E'INSTANCE NAME, 104 BOOLEAN_VECTOR (see Data types) E'PATH NAME, 104 Break code (see PS2) E'SIMPLE NAME, 104 BUFFER (see PORT modes) Attributes of scalar types O'SUBTYPE, 100 Cadence, 5 T'ASCENDING, 100 Camera link, 467 T'BASE, 100 Car alarm T'HIGH, 100 With bypasses prevented by additional states, 296 T'IMAGE, 100, 222–223, 237 With bypasses prevented by flag, 293 T'LEFT, 100 Car speed monitor, 318 T'LEFTOF, 100 CASE T'LOW, 100 in CASE, 166 T'POS, 100 CASE statement, 151, 165-168 T'PRED, 100 CASE? statement, 172 T'RIGHT, 100 In GENERATE (see GENERATE statement) T'RIGHTOF, 100 OTHERS in CASE, 166 T'SUCC, 100 TO in CASE, 166 T'VAL, 100 Versus SELECT, 168-169 T'VALUE, 100 WHEN in CASE, 166 Attributes of signals CGF (see Memory initialization files) S'ACTIVE, 103 CHARACTER (see Data types) S'DELAYED, 103 Character representations, 8-10 S'DRIVING, 103 CHIP PIN (see Attributes) S'DRIVING_VALUE, 103 Circuit with "don't care" outputs, 50 S'EVENT, 103 CML, 375, 409-412 S'LAST_ACTIVE, 103 Code structure, 11-24 S'LAST_EVENT, 103 Coding guidelines, 24-27 S'LAST_VALUE, 103 COE (see Memory initialization files) S'QUIET, 103 Combinational versus sequential circuits, 121 S'STABLE, 103 Comparison operators (see Operators) S'TRANSACTION, 103 COMPONENT Attributes of synthesis Declaration, 204-205 chip_pin, 106, 107-108 Declaration options, 205-206 enum_encoding, 106-107, 279, 292 Description, 203-213 Keep, 106, 108–109, 140–142, 148 File/project assembling, 205–208 Noprune, 106, 110-111 GENERIC MAP, 18, 208-211 Preserve, 106, 109 Instantiation, 204-205 Attributes, predefined, 99-104, 106-111 Instantiation with GENERATE, 211–213 Attributes, user-defined, 104-106 PORT MAP, 204-205, 209, 218 Composite types (see Data types) 'BASE (see Attributes) Concatenation operator (see Operators) **BEGIN** Concurrent statements I In ARCHITECTURE, 16 GENERATE (see GENERATE) In ENTITY, 15 SELECT (see SELECT) In FUNCTION, 224 WHEN (see WHEN) In GENERATE, 130 Concurrent statements II In PROCEDURE, 230 ASSERT (see ASSERT) In PROCESS, 153 BLOCK (see BLOCK)

COMPONENT inst. (see COMPONENT)

| Integer array types, 63–64 Integer types, 61 INTEGER_VECTOR, 45, 60 Integer versus enumerated indexing, 65–66 |
|--|
| NATURAL, 45, 60 |
| POSITIVE, 45, 60 |
| Predefined types, 41–60 |
| Qualified types, 73–74 |
| REAL, 46 |
| REAL_VECTOR, 46 |
| RECORD, 70–71 |
| Scalar types, 61–62 |
| SFIXED, 54–57, 60 |
| SIGNED, 51–54, 60, 128, 135–140 |
| Signed types, 51–54, 60, 76 |
| Standard-logic types, 47–51, 60, 76 |
| Standard types, 41–47, 60, 76 |
| STD_LOGIC, 37, 47-51, 60 |
| STD_LOGIC_VECTOR, 37, 47-51, 60, 76 |
| STD_ULOGIC, 37, 47–51, 60 |
| STD_ULOGIC values ('U', 'X', '0', '1', 'Z', 'W', 'L |
| 'H', '-'), 47 |
| STD_ULOGIC_VECTOR, 37, 47-51, 60 |
| STRING, 46, 60, 222–223, 237, 245–249 |
| SUBTYPE, 71–72 |
| Summary, 60 |
| TIME, 242, 245, 246, 247 |
| TIME_VECTOR, 47 |
| TYPE, 61-66 |
| Type classifications, 39–41 |
| Type conversion, 74–78 |
| UFIXED, 55–57, 60, 76 |
| UNSIGNED, 51–54, 60, 128, 135–140 |
| Unsigned types, 51–54, 60 |
| User-defined array types, 62–65 |
| User-defined enumerated array types, 64–65 |
| User-defined integer array types, 63–64 |
| User-defined scalar types, 60–62 |
| User-defined types, 60–70 |
| DDC (see VGA and DVI) |
| DDWG, 445 |
| DE2 board (see Tutorials) |
| Dealing with files (see Simulation) |
| Debouncer, 174 |
| Deferred CONSTANT (see Objects) |
| 'DELAYED (see Attributes) |
| Delay line |
| With KEEP, 108, 140 |
| With LCELL, 142 |
| Deserializer (see Serializer) |
| |
| Design Compiler Ultra (see EDA tools) |
| Design/simulation flow, 5 |
| Design of state machines (see FSM) |
| Development board (see DE2 board) |
| DFF (see Flip-flops) |
| |
| Digital (wall) clock With LCD screen, 479 |
| |

| DIN connector, 381 | Synplify Pro/Premier, 5 |
|--|---|
| Disparity, 412–417 | VCS, 5, 241 |
| Display resolutions | Xilinx ISE (see ISE/XST) |
| Full HD, 448 | EDID (see VGA and DVI) |
| QSXGA, 448 | EEPROM memory (see I ² C) |
| QUXGA, 448 | 'ELEMENT (see Attributes) |
| QXGA, 448 | ELSE |
| | |
| SVGA, 423–424, 441, 448 | In GENERATE, 144 |
| SXGA, 423–424, 448 | In IF, 155 |
| UXGA, 448 | In WHEN, 123 |
| VGA, 423–424, 448 | ELSIF |
| WQUXGA, 448 | In GENERATE, 144 |
| WUXGA, 448 | In IF, 155 |
| XGA, 423–424, 448 | Encoding styles (see FSM encoding) |
| Divider | END |
| Division operators (see Operators) | In ARCHITECTURE, 16 |
| Floating point, 149 | In CASE, 166 |
| Don't care, 47, 50–51, 144, 172 | In COMPONENT, 204 |
| DOWNTO/TO, 43 | In CONFIGURATION, 214 |
| 'DRIVING (see Attributes) | In ENTITY, 14 |
| 'DRIVING_VALUE (see Attributes) | In FUNCTION, 224 |
| DS1306 RTC, 422 | In GENERATE, 130 |
| DS3231 RTC, 421 | In IF, 155 |
| D-type flip-flop (see Flip-flops) | In LOOP, 161 |
| Dual-edge DFF (see Flip-flops) | In PACKAGE/BODY, 201 |
| DVI | In PROCEDURE, 230 |
| Circuit diagram, 446–448 | In PROCESS, 153 |
| DDC and EDID, 446-448, 450 | ENDFILE, 248–250, 270 |
| Description, 445–465 | ENTITY, 11, 14–16, 19–25 |
| Display resolutions, 448 | ENUM_ENCODING (see Attributes of synthesis) |
| DVI connectors, 449–450 | Enumerated types (see Data types) |
| DVI types, 449–450 | env (see Packages) |
| HDMI, 450–451 | ERROR (see ASSERT) |
| HPD, 448, 450 | EVENT (see Attributes) |
| Image generation with file and off-chip memory, | Examples |
| 438–441, 444 | 2.1 Compare-add circuit, 18 |
| Image generation with file and on-chip memory, | 2.2 D-type flip-flop (DFF), 20 |
| | |
| 435–438, 444 | 2.3 Registered comp-add circuit, 21 |
| Image generation with hardware, 431–435, 442–443 | 2.4 Generic address decoder, 23 |
| Image scaler, 448 | 3.1 Tri-state buffer, 50 |
| PLL, 447, 454–455, 457 | 3.2 Circuit with 'don't care' outputs, 50 |
| Serializer, 447, 460–461 | 3.3 Unsigned/signed multiplier #1, 52 |
| Setup for the experiments, 451–452 | 3.4 Unsigned/signed multiplier #2, 54 |
| TMDS encoder, 457–460 | 3.5 Slicing a 1D \times 1D array of integers, 67 |
| TD-1 1 | 3.6 Slicing a 1D \times 1D array of bit vectors, 68 |
| EDA tools | 3.7 Slicing a 2D array of bits, 69 |
| Active-HDL, 5, 242 | 3.8 Multiplexer with 1D \times 1D PORT, 72 |
| Altera Quartus II (see Quartus II) | 3.9 Recommended signed multiplier implementation |
| Design Compiler Ultra, 5 | (for integers), 75 |
| ISE/XST, 5, 241, 515–523 | 3.10 Legal versus illegal assignments, 79 |
| ISE/XST tutorial (see Tutorials) | 4.1 Using Predefined Scalar Attributes, 101 |
| Leonardo Spectrum, 5 | 4.2 DFF with several event-based attributes, 103 |
| ModelSim, 5, 241, 525–535 | 4.3 Specifying device pins with the chip_pin attribute, |
| ModelSim tutorial (see Tutorials) | 107 |
| NC-Sim, 5, 242 | 4.4 Construction of a delay line with the <i>keep</i> |
| Precision RTL, 5 | attribute, 108 |
| Quartus II, 5, 241, 503–514 | 4.5 Keeping redundant registers with preserve and |
| Quartus II tutorial (see Tutorials) | noprune attributes, 110 |

- 5.1 Multiplexer implemented with operators, 122
- 5.2 Multiplexer implemented with WHEN and SELECT, 125
- 5.3 ALU, 127
- 5.4 Generic address decoder with GENERATE, 132
- 5.5 COMPONENT instantiation with GENERATE,
- 5.6 DFF implemented with concurrent code, 134
- 5.7 Recommended adder/subtracter implementation,
- 5.8 Short-pulse generator with the keep attribute, 140
- 5.9 Short-pulse generator with the LCELL primitive, 142
- 6.1 DFFs with reset and clear, 155
- 6.2 Basic counter, 157
- 6.3 Shift register, 158
- 6.4 Carry-ripple adder, 163
- 6.5 Leading zeros, 164
- 6.6 Slow 0-to-9 counter with SSD, 166
- 6.7 Incomplete combinational design, 169
- 7.1 Counter with SHARED VARIABLE, 179
- 7.2 SIGNAL versus VARIABLE usage, 182
- 7.3 Counters with SIGNAL and VARIABLE, 183
- 7.4 DFF with q and qbar, 186
- 7.5 Over-registered counter, 187
- 7.6 Dual-edge flip-flop, 189
- 7.7 Generic Hamming weight with concurrent code, 192
- 8.1 PACKAGE with FUNCTION and deferred CONSTANT, 203
- 8.2 Circular shift register with COMPONENT, 206
- 8.3 Parity detector with COMPONENT and GENERIC MAP, 209
- 8.4 Shift register with COMPONENT and GENERATE, 211
- 8.5 Latch implemented with a guarded BLOCK, 217
- 9.1 Function max in ARCHITECTURE, 226
- 9.2 Function order_and_fill in PACKAGE, 227
- 9.3 Function *slv_to_integer* in ENTITY, 229
- 9.4 Procedure min_max in PACKAGE, 231
- 9.5 Overloaded "+" operator, 234
- 9.6 Non-overloaded "AND" operator, 235
- 10.1 Writing values to a file, 236
- 10.2 Reading values from a file, 248
- 10.3 Stimuli generation, 256
- 10.4 Type I testbench for a registered mux, 259
- 10.5 Type II testbench for a registered mux, 261
- 10.6 Type IV testbench for a registered mux, 262
- 10.7 Type IV testbench with a record type, 264
- 10.8 Type IV testbench with a data file, 268
- 11.1 Vending-machine controller, 281
- 11.2 Glitch-free vending-machine controller, 286
- 11.3 Zero-to-nine counter, 287
- 11.4 Car alarm with bypasses prevented by a flag, 293
- 11.5 Car alarm with bypasses prevented by additional states, 296
- 11.6 FSM with embedded timer, 301

- 11.7 Traffic-light controller, 303
- 11.8 Pushbutton sequence detector, 307
- 12.2 Basic LED/SSD/LCD driver, 322
- 12.3 Playing with a seven-segment display, 327
- 12.4 Frequency meter (with LCD), 330
- 12.5 Digital clock (with SSDs), 337
- 12.6 Quick-finger game (with LEDs and SSDs), 340
- 12.7 Other designs with basic displays, 345
- 13.2 Implementing bidirectional buses, 352
- 13.4a ROM implemented with regular VHDL code,
- 13.4b ROM implemented with an initialization file,
- 13.4c ROM implemented with a vendor-specific function, 361
- 13.5a RAM implemented with regular VHDL code,
- 13.5b RAM implemented with a vendor-specific function, 365
- 13.5c RAM implemented in a user SRAM block, 366
- 13.6 External memory interfaces, 368
- 14.2a Design of a fast serializer, 379
- 14.3a Design of a PS2 keyboard interface, 384
- 14.4a Design of an I²C interface for an EEPROM memory, 390
- 14.5a Design of an SPI interface for an FRAM memory, 402
- 14.6a Design of a TMDS encoder, 414
- 15.9 Hardware-Generated Image, 431
- 15.10 Image Generation with a File and On-Chip Memory, 435
- 15.11 Arbitrary Image Generation with a File and Off-Chip Memory, 438
- 15.12 Image Equalization with Gamma Expansion, 441
- 16.7 Hardware-Generated Image, 452
- 17.4 Hardware-Generated Image, 472
- 17.5 Hardware-Generated Image with Characters, 479

EXIT (see LOOP)

FAILURE (see ASSERT)

FILE, 35, 80, 245-249

FILE_OPEN_KIND, 246

FILE_OPEN_STATUS, 246

Finite state machines (see FSM)

fixed_float_types (see Packages)

fixed_generic_pkg (see Packages)

fixed_pkg (see Packages)

Fixed-point adder/multiplier, 56-57

Fixed-point types (see Data types)

Flash memory, 421

Flip-flops

Basic DFF, 20-21

DFF, 20–22, 103–104, 110, 134–135, 152–153, 155–

160, 181–182, 185–190, 206–208, 211–213, 278,

313 - 315

DFF with clear, 153, 160

FSM block diagram, 278

Flip-flops (cont.) FSMs with repetitive states, 312 DFF with q and qbar, 186 Glitch-free FSMs, 278-279, 281-282, 286, 288, 314, DFF with reset, 153 315 DFF with several event-based attributes, 103-104 Golden design rules, 281 Dual-edge, 187-190 Hardware representation (see FSM models) From concurrent code, 134-135 Models (see FSM models) Inference of flip-flops, 181–182, 185–188, 313–315 State-bypass problem in FSMs, 292-298, 301, 308, Keeping redundant registers with PRESERVE and 315, 316 NOPRUNE, 110 State transition diagram (see FSM models) Number of flip-flops, 281, 292, 304, 313, 317, 313-315 VHDL template for basic FSMs, 279-280 Setup/hold times, 330, 336 VHDL template for complex/timed FSMs, 299–300 FLOAT (see Data types) FSM encoding float_generic_pkg (see Packages) ENUM_ENCODING (see Attributes of synthesis) Floating-point adder/multiplier, 57–59 Gray encoding, 291-292, 313 Floating-point adder/subtracter/multiplier/divider, 150 Johnson encoding, 291, 313 Floating-point types (see Data types) One-hot encoding, 291-292, 304, 313, 314, 317 float_pkg (see Packages) Sequential encoding, 291-292, 294, 296, 301, 304, FOR In CONFIGURATION, 214 User-defined encoding, 292 In GENERATE, 130 FSM models In LOOP, 161 Conditional-only FSMs, 298-299 In WAIT, 159 Conditional-timed FSMs, 298-299 FPD-Link Model for the hardware, 277–278 Description, 467-492 Poor FSM model, 289-291 Digital clock on LCD screen, 479-490 State transition diagram, 277-278, 282, 287 Display LB104S01, 468 Timed-only FSMs, 298-299 Display resolutions, 424, 448 Full HD (see Display resolutions) Display SFA-104A, 468 **FUNCTION** FPD-Link encoder, 468-470 Call. 225 Image generation with file and off-chip memory, 492 Construction, 224-225, 238-239 Image generation with file and on-chip memory, Description, 223-230, 237 491-492 Function slv_to_integer, 229-230 Image generation with hardware, 472–490, 491 IMPURE, 224, 226 Image with characters, 479–490 In ARCHITECTURE, 226-227 LCD display, 467-468 In ENTITY, 229-230 In PACKAGE, 227-229 LDI, 467 integer_to_lcd, 323-325, 331, 333 LVDS, 467, 469, 471 integer_to_ssd, 323-325, 337-340 Native display resolution, 468 max, 226-227 PLL, 474-476 Non-overloaded "AND" operator, 235-237 Serializer, 470, 476 order_and_fill, 227-229 Setup for the experiments, 470-471 Overloaded "+" operator, 234-235 **FPGAs** Overloading, 233-237 ALM, 499 PURE, 224, 226 CLB, 499 RETURN, 224 FPGA devices, 496, 499-501, 503, 538 Versus PROCEDURE, 233 LAB, 499 Fundamental VHDL units, 11-12 Slice, 499 Stratix IV, 500 GAL (see SPLDs) Virtex, 6 500 FRAM memory (see SPI) **GENERATE** CASE in GENERATE, 144 Frequency divider, 197 Conditional, 130 Frequency meter, 175, 220, 330-337, 347 ELSE/ELSIF in GENERATE, 144 FSM (see specific FSM field) FOR, 130 FSM design GENERATE statement, 129-134, 144, 146 Design of basic FSMs, 279–289 Design of complex/timed FSMs, 292-298, 298-312 IF in GENERATE, 130, 144 IN in GENERATE, 130 Encoding styles (see FSM encoding)

Unconditional, 130

GENERIC, 15–16, 17–18, 25–28, 132, 204, 209 INTEGER_VECTOR (see Data types) GENERIC MAP (see COMPONENT) IPCA8563 RTC, 421 Geometric game clock, 341 IS Glitch-free state machines (see FSM design) In ARCHITECTURE, 16 Gray code (see FSM encoding) In COMPONENT, 204 Gray counter, 337, 349-350 In CONFIGURATION, 214 GROUP, 111-112 In ENTITY, 14 Guarded BLOCK, 217 In FUNCTION, 224 Guarded SIGNAL (see Objects) In PACKAGE (BODY), 201 In PROCEDURE, 230 Hamming weight calculator, 192 In PROCESS, 154 HD44780U microcontroller, 320 ISE/XST (see EDA tools) HDMI (see DVI) ISE/XST tutorial (see Tutorials) HEX (see Memory initialization files) 'HIGH (see Attributes) Johnson code (see FSM encoding) HPD (see DVI) Johnson counter, 313 I^2C KEEP (see Attributes of synthesis) Description, 388-399 Keyboard encoding (see PS2) EEPROM AT24C02B, 390 Interface design for EEPROM, 390-399 'LAST_ACTIVE (see Attributes) Interface for ADC, 421 'LAST_EVENT (see Attributes) Interface for RTC, 421 'LAST_VALUE (see Attributes) Interface for temperature sensor, 421 Latches, 152–153, 166, 169, 172 IEEE library, 12–13 LCD alphanumeric Alphanumeric display, 320-321 ELSE/ELSIF, 155 Frequency meter with LCD, 330-337 IF statement, 151, 154-159 HD44780U microcontroller, 320 In GENERATE (see GENERATE statement) LCD, 319-327, 330-335, 346-348 LCD driver, 322-327 THEN, 155 Illegal assignments, 78–79 LCD screen 'IMAGE (see Attributes) Designs with LCD screen (see DVI and FPD-Link) Image generators Digital clock on LCD screen (see FPD-Link) For DVI (see DVI) LB104S01 display, 468 For FPD-Link (see FPD-Link) LCD monitor, 445-446, 467-468 For VGA (see VGA) Monitor resolutions (see Display resolutions) Image scaler (see DVI) Native display resolution, 468 Implementing arithmetic circuits with operators, 135– SFA-104A display, 468 LCELL primitive, 142 Implementing bidirectional buses, 352 LDI (see FPD-Link) Implementing combinational circuits with sequential LED code, 169-171 Description, 319-320 Implementing sequential circuits with concurrent code, LED driver, 322 134-135 Pushbutton sequence detector (with LED), 307-311 IMPURE (see FUNCTION) Quick-finger game (with LED), 340-345 Traffic-light controller (with LED), 303 In GENERATE, 130 'LEFT (see Attributes) In LOOP, 161 'LEFTOF (see Attributes) In PORT (see PORT modes) Legal assignments, 78–79 In subprograms (see PORT modes) Legal versus illegal assignments, 78-79 'LENGTH (see Attributes) Inference of flip-flops (see Flip-flops) Inference of registers (see Flip-flops) Leonardo Spectrum (see EDA tools) INOUT (see PORT modes) Libraries 'INSTANCE_NAME (see Attributes) ieee, 12-13 INTEGER (see Data types) std, 12 integer_to_lcd (see FUNCTION) work, 13 integer_to_ssd (see FUNCTION) Library declarations, 13-14 Integer types (see Data types) Light emitting diode (see LED)

LINE, 245-250 Floating point, 57–59, 150 Line codes, 375, 409 Recommended signed, 75, 148 Liquid crystal display (see LCD) Recommended unsigned, 148 LM75A temperature sensor, 421 Unsigned/signed, 52-54, 75, 148 Logical operators (see Operators) LOOP NAND (see Logical operators) LOOP statement, 151, 161-165 Native display resolution, 468 LOOP with EXIT, 161-162, 165 NATURAL (see Data types) LOOP with FOR, 161–164 NC-Sim (see EDA tools) LOOP with NEXT, 162–163 NEW, 80, 218 LOOP with WHILE, 161–162, 172 NEXT (see LOOP) Unconditional, 162 Non-overloaded AND operator (see FUNCTION) 'LOW (see Attributes) NOPRUNE (see Attributes) Low-pixel format, 448 NOR (see Logical operators) LVCMOS, 375, 411, 452 NOT (see Logical operators) LVDS, 375, 467, 469, 471 NOTE (see ASSERT) NOW, 242, 253, 264 Macrofunctions (see Tutorials) NULL, 80, 166, 169 Main properties of SIGNAL, 151–152 Number of flip-flops (see Flip-flops) Main properties of VARIABLE, 152 Number representations, 8–10 Make code (see PS2) numeric_bit (see Packages) Making multiple signal assignments, 190–193 numeric_bit_unsigned (see Packages) Matching operators (see Operators) numeric_std (see Packages) numeric_std_unsigned (see Packages) MAX II (see CPLDs) MAX1242 ADC, 421 MAX 3000 (see CPLDs) Objects MAXIMUM (see Operators) Assignment operators (see Operators) Memory Assignment rules, 78–79 EEPROM (see I²C) CONSTANT, 32 Flash, 421 Deferred CONSTANT, 32-33, 203 FRAM (see SPI) FILE (see FILE) RAM (see RAM) Guarded SIGNAL, 178 ROM (see ROM) Inference of registers, 181–182, 185–190 SRAM (see RAM) Legal versus illegal assignments, 78–79 Memory initialization files Multiple signal assignments, 190–193 CGF file, 354-355, 372 Properties of SIGNAL, 151–152, 180–182 COE file, 354–355, 372 Properties of VARIABLE, 152, 180–182 HEX file, 354, 356, 360-361, 372 Resolved SIGNAL, 178 MIF file, 354, 360–362, 372 SHARED VARIABLE, 179–180 Mentor Graphics, 5, 525 SIGNAL, 33-34, 151-152, 177-178, 180-190 Metastable states, 330, 336 SIGNAL versus VARIABLE, 180–190 MIF (see Memory initialization files) VARIABLE, 34–35, 152, 178–190 MINIMUM (see Operators) OF MLT-3, 375 In ARCHITECTURE, 16 MOD (see Arithmetic operators) In ARRAY, 43–48, 62–63 ModelSim (see EDA tools) In ATTRIBUTE, 104–107 ModelSim tutorial (see Tutorials) In CONFIGURATION, 214 Mouse encoding (see PS2) In FILE, 35 Multiple ENTITY-ARCHITECTURE pairs (see ON (see WAIT) CONFIGURATION) One-hot code (see FSM encoding) Multiple signal assignments, 143, 190–193 One-hot counter, 313 Multiplexers Operators With $1D \times 1D$ PORT, 72 Arithmetic operators (+, -, *, /, **, ABS, MOD,With COMPONENT and GENERATE, 133 REM), 93-94, 114 With operators, 122 Assignment operators ($\langle =, :=, = \rangle$), 92 With WHEN and SELECT, 125 Comparison operators (=, /=, <, >, <=, >=), 94, Multipliers Fixed point, 55–57 Concatenation operator (&), 96

'PATH_NAME (see Attributes)

PCF8591 ADC, 421

Logical operators (NOT, AND, NAND, OR, NOR, PECL, 375 PLA (see SPLDs) XOR, XNOR), 92–93, 114 Playing with an SSD, 327-330 Matching operators (?=, ?/=, ?<, ?>, ?<=, ?>=), PLL, 376-380, 447, 454, 474, 547-550 96-97, 114 PORT, 14-16, 19-25 MAXIMUM, 97, 115 PORT arrays, 72–73 MINIMUM, 97, 115 PORT MAP (see COMPONENT) Overloaded operators, 74, 98, 233-237 PORT modes Overloading, 74, 98, 233-237 BUFFER, 14-15 Predefined operators, 91-98 Shift operators (SLL, SRL, SLA, SRA, ROL, ROR), IN, 14-15 INOUT, 14-15 95, 114 OUT, 14-15 Summary, 97-98 'POS (see Attributes) TO_HSTRING, 97, 115 POSITIVE (see Data types) TO_OSTRING, 97, 115 Precision RTL (see EDA tools) TO STRING, 97, 115 'PRED (see Attributes) User-defined operators, 98 Predefined attributes, 99-104, 106-111 Using operators, 122-123 Predefined operators (see Operators) OR (see Logical operators) Predefined types (see Data types) OTHERS PRESERVE (see Attributes) Description, 33, 92, 96, 124, 166 Preventing combinational-logic simplification, 140-In CASE, 166 143 In SELECT, 124 **PROCEDURE** OUT (see PORT modes) Description, 230-233, 237-238 Overloaded "+" operator (see FUNCTION) In PACKAGE, 223–231 Overloaded operators (see Operators) min_max, 231-233 Overloading (see Operators) Versus FUNCTION, 233 Over-registered counter, 187 PROCESS, 151, 153-154, 156-161, 164-171 Properties of SIGNAL (see Objects) PACKAGE Properties of VARIABLE (see Objects) Declarations, 13-14 PS2 Description, 201-203, 206, 212, 218 Break code, 383, 385 With FUNCTION, 323-324 Design of keyboard interface, 384-388 PACKAGE BODY, 201-203, 218 Keyboard encoding, 383 Packages Make code, 381, 383, 385, 387 env. 12 Mouse encoding, 383-384 fixed_float_types, 36, 55, 57, 58 PS2 interface, 380-388, 420 fixed_generic_pkg, 36, 55 Scan code set, 383 fixed_pkg, 12, 36, 39, 55, 58, 60 PURE (see FUNCTION) fixed_pkg compatible, 55 Pushbutton sequence detector, 307, 317 float_generic_pkg, 36, 57 float_pkg, 13, 36, 39, 57, 58, 60 QSXGA (see Display resolutions) float_pkg compatible, 58 Oualified types (see Data types) numeric_bit, 12, 36, 60 Quartus II (see EDA tools) numeric_bit_unsigned, 12, 36, 39, 60 Quartus II tutorial (see Tutorials) numeric_std, 12, 36, 38, 60, 563-576 Quick-finger game (with LEDs/SSDs), 340-345, 347 numeric_std_unsigned, 12, 36, 39, 60, 589-592 'OUIET (see Attributes) standard, 12, 36-37, 60, 551-554 QUXGA (see Display resolutions) std_logic_1164, 12, 36, 37, 60, 555-562 QXGA (see Display resolutions) std_logic_arith, 13, 36, 38, 60, 577-581 std_logic_signed, 13, 36, 38, 60, 583-584 RAM std_logic_unsigned, 13, 36, 38, 60 Description, 351-352, 362-371 textio, 12, 36, 39, 585-587 Implemented in user SRAM blocks, 366-368 PAL (see SPLDs) Implemented with regular code, 363-365 Parity bit, 381, 383 Implemented with vendor-specific function, 365-366 Parity detector, 209 IS61LV25616 SRAM, 368 Parity generator, 145

SRAM blocks, 351, 363, 365-368

SRAM interface, 368-371

'RANGE (see Attributes) Short-pulse generators READ, 248-250, 268, 270 With KEEP, 140 Reading files (see Simulation) With LCELL, 142 READ_MODE, 246, 248, 270 SIDE, 245, 248 REAL (see Data types) SIGNAL (see Objects) Signal generator, 174, 175, 176, 220, 314, 315 Real time clock (see RTC) REAL VECTOR (see Data types) SIGNAL versus VARIABLE (see Objects) RECORD (see Data types) SIGNED (see Data types) REM (see Arithmetic operators) signed (see Type conversion) REPORT (see ASSERT) Signed types (see Data types) Representations for numbers and characters, 8-10 'SIMPLE_NAME (see Attributes) Reserved VHDL words, 593 Simulation Resolved SIGNAL (see Objects) Automated functional simulation (see Type III RETURN (see FUNCTION) 'REVERSE_RANGE (see Attributes) Automated timing simulation (see Type IV 'RIGHT (see Attributes) testbench) 'RIGHTOF (see Attributes) Dealing with files, 245–250 ROL (see Shift operators) Design file (for simulation), 244–245, 259, 265, 268 ROM Full-bench (see Type IV testbench) Description, 351-352, 354, 357-362, 370, 372 Functional simulation, 252 Implemented with initialization file, 360-361 Graphical simulation, 243-244, 251-253 Implemented with regular code, 358-360 Manual functional simulation (see Type I testbench) Implemented with vendor-specific function, 361–362 Manual timing simulation (see Type II testbench) ROR (see Shift operators) Postsynthesis file, 245 RTC, 388, 400, 401, 421 Reading data from files, 248-250 Running disparity, 412-417 RTL, 4, 241, 242 SDF file (see SDF) Scalar types (see Data types) Simulation with testbenches, 241-275 Scan code set (see PS2) Stimulus generation, 253-257 SDF file, 241, 245, 253, 261, 267 Template for testbenches, 257–258 SELECT Testbenches with data files, 267–270 in SELECT, 124 Testbenches with record types, 264–267 OTHERS in SELECT, 124 Test file (for simulation), 244, 245, 259, 262, 264– SELECT statement, 124-129, 143, 168-169 265, 268 SELECT? statement, 143 Timing simulation, 253 TO in SELECT, 124 Tools (see EDA tools) Versus CASE, 168-169 Type I testbenches, 243-245, 258-261 WHEN in SELECT, 124 Type II testbenches, 243-245, 261 WITH in SELECT, 124 Type III testbenches, 243-245, 261-262 Sensitivity list (see PROCESS) Type IV testbenches, 243-245, 262-270 Sequential encoding (see FSM encoding) Writing data to files, 245-247 Serializers SLA (see Shift operators) Data deserializers, 378, 420 SLL (see Shift operators) Data serializers, 376–380, 419–420, 447, 460, 470, Softwares (see EDA tools) Deserializer circuit, 378 Description, 399-409 Design of fast serializer, 379–380 FRAM FM25L512, 401 Serializer circuits, 376–380 Interface design for FRAM, 402-409 Setup/hold times (see Flip-flops) Interface for ADC, 421 Seven segment display (see SSD) Interface for flash memory, 421 SEVERITY (see ASSERT) Interface for FRAM, 421 SFIXED (see Data types) Interface for RTC, 422 SHARED VARIABLE (see Objects) **SPLDs** Shift operators (see Operators) GAL devices, 495, 497 Shift registers PAL devices, 495-497 Basic, 158 PLA devices, 495-497 With COMPONENT, 206 SPLD devices, 495-496

SRA (see Shift operators)

With COMPONENT and GENERATE, 211

TO SRAM (see RAM memory) In CASE, 166 SRL (see Shift operators) In GENERATE, 131 SSD Description, 319-320 In LOOP, 162 Digital clock (with SSD), 337–340 In SELECT, 124 One-digit timer (with SSD), 166-168 In type ranges (TO/DOWNTO), 32, 33, 44 Playing with an SSD, 327-330 to_bitvector (see Type conversion) Quick finger game (with SSD), 340-345 to_float (see Type conversion) SSD driver, 322 TO_HSTRING (see Operators) Two-digit timer (with SSD), 174 to_integer (see Type conversion) 'STABLE (see Attributes) Tools (see EDA tools) TO_OSTRING (see Operators) standard (see Packages) Standard-logic types (see Data types) to_sfixed (see Type conversion) Standard types (see Data types) to_signed (see Type conversion) Start bit, 375, 381-385 to_slv (see Type conversion) to_stdlogicvector (see Type conversion) State machines (see FSM) State transition diagram (see FSM models) TO_STRING (see Operators) to_ufixed (see Type conversion) std library, 12 STD_LOGIC (see Data types) to_unsigned (see Type conversion) std_logic_1164 (see Packages) Traffic-light controller, 303 std_logic_arith (see Packages) 'TRANSACTION (see Attributes) std_logic_signed (see Packages) Tri-state buffer std_logic_unsigned (see Packages) Basic, 50 STD_LOGIC_VECTOR (see Data types) Bidirectional bus, 352 std logic vector (see Type conversion) INOUT (see PORT modes) STD ULOGIC (see Data types) TTL 375 STD_ULOGIC_VECTOR (see Data types) **Tutorials** Stimulus generation (see Simulation) BMP-to-RAW file converter, 545-546 Stop bit, 375, 381-385 DE2 board, 537-543 Stratix IV (see FPGAs) ISE/XST, 515-523 STRING (see Data types) Macrofunctions, 547-550 ModelSim, 525-535 Subtracter (see Adders) Quartus II, 503-514 SUBTYPE (see Data types) 'SUBTYPE (see Attributes) TYPE (see Data types) 'SUCC (see Attributes) Type casting (see Type conversion) SVGA (see Display resolutions) Type classifications (see Data types) SXGA (see Display resolutions) Type conversion Synchronizer, 330, 336, 349 Automatic conversion, 75 Synopsys/Synplicity, 5 conv_integer, 76 Synplify Pro/Premier (see EDA tools) conv_signed, 76 conv_std_logic_vector, 76 Synthesis attributes (see Attributes) Synthesis tools (see EDA tools) conv_unsigned, 76 signed, 75-78 Tapped delay line, 220 std_logic_vector, 75-78 Temperature sensor, 388, 421 Summary, 76 Templates for state machines (see FSM design) to_bitvector, 76 Testbenches (see Simulation) to_float, 76 to_integer, 76 TEXT, 245-249, 270 textio (see Packages) to_sfixed, 76 THEN (see IF) to_signed, 76 TIME (see Data types) to_slv, 76 Timer, 166, 174, 347-348 to_stdlogicvector, 76 TIME_VECTOR (see Data types) to_ufixed, 76 **TMDS** to_unsigned, 76 Description, 409-419, 422 Type casting, 75 Disparity, 412-417 unsigned, 76 Encoding algorithm, 412–414 Type I testbenches (see Simulation) Implementation, 414–419 Type II testbenches (see Simulation)

Type III testbenches (see Simulation) Type IV testbenches (see Simulation) Types (see Data types) Types summary (see Data types)

UFIXED (see Data types)
UNAFFECTED, 124–125, 169, 172
UNSIGNED (see Data types)
unsigned (see Type conversion)
UNTIL (see WAIT)
User-defined attributes, 104–106
User-defined encoding (see FSM encoding)
User-defined operators (see Operators)
User-defined types, 61–70
Using operators (see Operators)
UXGA (see Display resolutions)

'VAL (see Attributes) 'VALUE (see Attributes) VARIABLE (see Objects) VCS (see EDA tools) Vending machine Basic, 281 Glitch free, 286 Versions (see VHDL versions) VESA, 424 **VGA** Circuit diagram, 426-427 Control signals, 428–429 DDC and EDID, 425-426 Description, 423-444 Display resolutions, 424, 448 Gamma expansion, 441 Image generation with file and off-chip memory,

438-441, 444 Image generation with file and on-chip memory, 435-438, 444 Image generation with hardware, 431-435, 442-443 Setup for the experiments, 430 Sync-on-green, 423 VGA connector, 424-425 VGA monitor, 423-424 VHDL 2008, 27, 80, 114, 143, 171, 218, 237, 551, 557, 567, 585, 589, 592, 595 Attributes (see Attributes) Code structure, 11-24 Libraries (see Libraries) Objects (see Objects) Official documents, 3–4 Operators (see Operators) Packages (see Packages) For simulation (see Simulation)

Template for state machines (see FSM design)

Softwares (see EDA tools)

Types (see Data types) Versions, 3–4

Syntax, 8

Video interfaces (see VGA, DVI, FPD-Link) Virtex 6 (see FPGAs)

WAIT WAIT FOR, 159-160, 242, 253-257 WAIT ON, 159-160 WAIT statement, 151, 159-160 WAIT UNTIL, 159-160 Wall clock (see Digital clock) WARNING (see ASSERT) WHEN In CASE (see CASE statement) ELSE in WHEN, 123 In SELECT (see SELECT statement) WHEN statement, 121, 123-124, 125-126, 143 WHILE (see LOOP) WIDTH, 245, 248 WITH (see SELECT) work library, 13 WQUXGA (see Display resolutions) WRITE, 245, 247 WRITELINE, 246-247 WRITE_MODE, 245-247 Writing to files (see Simulation) WUXGA (see Display resolutions)

XC9500 (see CPLDs) XGA (see Display resolutions) Xilinx, 5, 495, 499, 500, 515 Xilinx ISE (see ISE/XST) XNOR (see Logical operators) XOR (see Logical operators)